

(12)

EUROPEAN PATENT APPLICATION

(43)

Date of publication:
23.10.2002 Bulletin 2002/43

(51)

Int Cl.7: G06K 7/00

(21)

Application number: 01400986.4

(22)

Date of filing: 17.04.2001

(84)

Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE TR
Designated Extension States:
AL LT LV MK RO SI

- Matei, Gabriel
35200 Rennes (FR)
- Rambault, Claude
35240 Saint Solpice la Forêt (FR)
- Bertin, Jean-Pierre
44290 Guemene-Penfad (FR)

(71)

Applicant: Thomson Licensing S.A.
92648 Boulogne Cedex (FR)

(74)

Representative: Rossmanith, Manfred, Dr. et al
Deutsche Thomson-Brandt GmbH
European Patent Operations
Karl-Wiechert-Allee 74
30625 Hannover (DE)

(72)

Inventors:
• Fouque, Claude
22640 Plestan (FR)

(54)

System with IC card deactivation before a hardware reset

(57)

The device, and a respective system, comprises a microcontroller (1) for signal processing and an interface controller (2) for communicating with an IC card (3), the interface controller (2) being coupled between the microcontroller (1) and the IC card (3). According to the invention, the device comprises a reset button (6) for resetting the microcontroller (1) in case of a malfunction, the reset button (6) being accessible to a customer, and a reset signal from the reset button (6) simulates an IC card extraction or a card supply voltage shut down.

In a special embodiment, the reset signal from the reset button (6) is applied to the microcontroller (1) and to the interface controller (2), and the signal (9) from the reset button (6) resetting the microcontroller (1) is delayed by a delay circuit (8) with respect to the signal (10), which resets the interface controller (2). The signal from the reset button (6) is advantageously combined with the signal from a card presence contact (5) via a logical OR-combination (7), and then coupled to a card presence input (CPR) of the interface controller (2).




Fig.2

Description

[0001] The invention relates to a system comprising a microcontroller, an interface controller and an IC card as a portable data medium, and a respective device communicating with the portable data medium. Systems of this kind are used for example for Pay TV, electronic payment, or banking services.

[0002] For these applications compact portable data media are used, having the size of about a credit card, and which comprise an integrated card-controller, or at least an integrated memory, for data exchange with a respective device. Data media of this kind are known for example as smart card, IC card or identification card, and described for example in EP-A-0 633 544. As a general term for these data media, the expression "IC card" will be used in this description.

[0003] Systems as described above are known for example from WO 98/00772 and WO 97/25685. A standard with a specification for a special type of IC cards is defined in ISO/IEC 7816-3:1997(E). In this standard the design and the operation procedures for integrated circuit cards with contacts (identification cards) are described.

[0004] As an interface controller for providing the data exchange between the microcontroller of a respective device and an IC card, integrated circuits are known, for example TDA 8004T from Philips Semiconductors, which are coupled between the microcontroller and the IC card. The interface controller provides also the voltage supply and the control functions with automatic activation and deactivation sequences for the IC card.

[0005] The object of the invention is to provide a system with an IC card as described above, which gives a user an improved safety of operation.

[0006] This object is achieved for a system by means of the invention as specified in claim 1, and for a respective device operating with an IC card, by means of the invention as defined in claim 4. Advantageous developments of the invention are specified in the subclaims.

[0007] The invention relates to the problem that during the operation of a device with an IC card, the microcontroller of this device may run into an indefinite operating state, in which the device is no more working properly. According to the invention, the device comprises therefore a reset button for resetting the microcontroller, which is accessible to the customer, and a signal from the reset button simulates an extraction of the IC card, which provides a reset of the system. As an alternative, it may simulate an IC card supply voltage shut-down. The simulation of the IC card extraction is realised for example using a logical OR-combination, which inputs are coupled to the reset button and to a card presence contact, and which output is coupled to a card presence input of the interface controller.

[0008] In a further aspect of the invention, a delay is provided for the pulse resetting the microcontroller, for delaying this pulse with respect to the pulse resetting

the interface controller. This aspect relates especially to a system, in which the clock of the interface controller is coupled to and depending on the clock of the microcontroller. When in this system the microcontroller is reset, the clock signal stops and therefore also the interface controller. Then a controlled shut-down of the IC card is no more possible. When the reset pulse for the microcontroller is delayed with respect to the pulse resetting the interface-controller, the interface controller provides the respective deactivation sequences for the IC card, before the clock signal from the microcontroller stops.

[0009] Usually the IC cards are contacted by use of metal contacts, but wireless applications are also within the invention.

[0010] Preferred embodiments of the invention are now explained in more detail with reference to schematic drawings, which show:

Fig. 1 a system comprising a microcontroller, an interface controller and an IC card (prior art), and
Fig. 2 the system of Fig. 1, comprising in addition a reset circuit with a delay for the microcontroller.

[0011] The system as shown in Fig. 1 comprises a microcontroller 1 and an interface controller 2 for communicating with a portable data medium, especially an IC card 3, as defined in the preamble of the description. The microcontroller 1 and the interface controller 2 are arranged within a device, for example a satellite receiver or a settop box. The respective IC card 3 provides in this embodiment special television services, depending on the country, in which the device is used, and depending on the options of a user, with regard to Pay-TV. With the IC card 3 the user informs the microcontroller 1 about the respective authorisation.

[0012] As the interface controller 2 an integrated circuit is used, for example TDA 8004T of Philips Semiconductors, which complies with the ISO 7816-3 standard. This interface controller IC provides the data exchange and automatic activation and deactivation sequences for the IC card 3, also the necessary supply voltages as well as protection functions for the card contacts.

[0013] The interface controller 2 is controlled by the microcontroller 1 via a port, which is coupled to the interface controller 2, and which provides control and reset functions RESET, Control, as well as data input/output connections I/O. In this embodiment, the clock for the interface controller 2 is also provided by the microcontroller 1, signal CLOCK1 from a PLL circuit 4 within the microcontroller 1. The clock signal CLOCK2 from the interface controller 2 to the IC card 3 may have the same frequency as the CLOCK1 signal, or may differ in frequency.

[0014] When the IC Card 3 is inserted into the device, a card presence contact 5 is switched, which informs

the interface controller 2 via a signal CPR, that an IC card 3 is inserted. Then the IC card 3 is activated by the interface controller 2 by providing a supply voltage VCC and a clock signal CLOCK2, and started with a reset via line RESET for performing data exchange via the I/O data lines. The detailed activation and operation for the IC card 3 is described in the specification of the TDA 8004T as well as in ISO/IEC 7816-3, to which is referred herewith.

[0015] During the operation of the device, the microcontroller 1 may run into an indefinite operating state, in which the device is no more working properly. A user may suspect then a serious malfunction and will be irritated, and may switch the device then off and on again. The device comprises therefore a reset button 6, accessible to the user, which is coupled to a reset input RESET of the microcontroller 1, for resetting the microcontroller 1 and returning herewith to normal operation of the device.

[0016] In Fig. 2 a system comprising a microcontroller 1, an interface controller 2 and an IC card 3 as described according to Fig. 1 is shown. In addition, the system comprises a reset circuit, via which the signal from the reset button 6 is applied both to the microcontroller 1 and to the interface controller 2. The reset signal from the button 6 is advantageously coupled via a logical OR-combination 7 with the line from the card presence contact 5 and then applied to the input CPR of the interface controller 2. When the button 6 is pushed by a user, the interface controller 2 assumes a removal of the IC card 3, and provides then immediately the deactivation of the IC card 3.

[0017] Between the button 6 and the reset input RESET of the microcontroller 1 a delay 8 is provided, via which the signal 9 resetting the microcontroller 1 is delayed with respect to the signal 10 resetting the interface controller 2. This is especially advantageous, when the clock for the interface controller 2, CLOCK1, is provided by the microcontroller 1. When the microcontroller 1 is reset in this case, the CLOCK1 signal stops, and therefore also the interface controller 2. With the delay circuit 8, having a delay for example of about 0.5 msec, sufficient time is provided for the interface controller 2 for deactivating the IC card 3.

[0018] In this embodiment, a reset for the microcontroller 1 as well as for the interface controller 2 is caused by a logical "0". In normal operation of the device, the signals from the reset button 6 and the card presence contact 5 are therefore "1". To provide a logical OR-combination, an AND-circuit 7 is used for combining the signals from the reset button 6 and the card presence contact 5. This results in a logical "0" for the interface controller 2, when either a logical "0" is provided by the reset button 6 or by the card presence contact 5.

[0019] The reset button 6 may be coupled also with a supply line providing the voltage VCC to the IC card 3, in which case a signal from the reset button 6 simulates a card supply voltage shut-down. The interface control-

ler 2 may be provided also with its own circuitry for generating the clock signal, which makes the interface controller 2 independent from the signal CLOCK1. For this embodiment the delay 8 is not necessary, because then in case of a reset the interface controller 2 can deactivate the IC card 3 independent from the microcontroller 1.

[0020] The systems as described with regard to Fig. 1 and Fig. 2 comply with the specification according to ISO/IEC 7816-3, but other applications lie also within the range of the invention.

[0021] To the logical OR-combination 7 in addition also a reset signal from a watchdog circuit may be coupled. The watchdog circuit, known also as watchdog timer, is monitoring the proper operation of the microcontroller and provides a timing function in that it is waiting a certain time period for a reset signal from the microcontroller, which the microcontroller provides periodically during normal operation. In case of an software error, for example when the microprocessor is hanging in a loop, the reset signal for the watchdog circuit is no more generated, and then the watchdog circuit provides a reset for the microcontroller. As a result, the microcontroller provides a restart for returning to the normal mode of operation. The watchdog circuit may included for example within the microcontroller 1.

[0022] The reset signal from the watchdog circuit is applied advantageously to a second logical OR-combination to combine this signal with a reset signal from the reset button 6, and the output of this OR-combination is coupled both to the delay 8 input and to an input of the first logical OR-combination 7.

Claims

1. System comprising a microcontroller (1), an IC card (3), an interface controller (2), and a reset button (6) for resetting the microcontroller (1), **characterized in that** the reset signal from the reset button (6) simulates an IC card (3) extraction or a card supply voltage (VCC) shut-down.
2. System according to claim 1, **characterized in that** the signal (9) from the reset button (6) resetting the microcontroller (1) is delayed with respect to the signal (10), which resets the interface controller (2).
3. System according to claim 1 or 2, **characterized in that** the signal from the reset button (6) is combined with the signal from a card presence contact (5) via a logical OR-combination (7), and then coupled to the interface controller (2).
4. Device comprising a microcontroller (1) for signal processing, an interface controller (2) for communicating with an IC card (3), when a respective IC card is inserted, said interface controller (2) being cou-

pled between said microcontroller (1) and said IC card (3), and comprising a reset button (6) for resetting the microcontroller (1), said reset button (6) being accessible to a customer, **characterized in that** a reset signal from the reset button (6) simulates an IC card (3) extraction or a card supply voltage (VCC) shut-down. 5

5. Device according to claim 4, **characterized in that** the signal (9) from the reset button (6) resetting the microcontroller (1) is delayed by a delay circuit (8) with respect to the signal (10), which resets the interface controller (2). 10

6. Device according to claim 4 or 5, **characterized in that** the signal from the reset button (6) is combined with the signal from a card presence contact (5) via a logical OR-combination (7), and then coupled to the interface controller (2). 15

7. Device according to claim 6, **characterized in that** the device comprises a second logical OR-combination to combine the signal from the reset button (6) with a reset signal from a watchdog circuit, which circuit is included for example within the microcontroller (1), the output of the second OR-combination being coupled to both the delay (8) input and to an input of the first logical OR-combination (7). 20 25

8. Device according to one of the preceding claims 4 - 7, **characterized in that** the device is a settop box or a satellite receiver with an IC card operation for Pay TV or electronic payment. 30

35

40

45

50

55




Fig.1 (Prior art)




Fig.2



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 01 40 0986

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
A	EP 0 814 427 A (TOKYO SHIBAURA ELECTRIC CO) 29 December 1997 (1997-12-29) * column 8, line 18 - column 11, line 3; figures 3-5 *	1,4	G06K7/00
D,A	WO 97 25685 A (BULL CP8 ;LAFON JEAN PIERRE (FR); DENIAU BERNARD (FR)) 17 July 1997 (1997-07-17) * the whole document *	1,4	
			TECHNICAL FIELDS SEARCHED (Int.Cl.7)
			G06K
The present search report has been drawn up for all claims			
Place of search		Date of completion of the search	Examiner
THE HAGUE		5 September 2001	Degraeve, A
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document</p>			

EP 01 40 0986 A1 (2001-09-05)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 01 40 0986

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

05-09-2001

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0814427 A	29-12-1997	JP 10011558 A	16-01-1998
		SG 74017 A	18-07-2000
		US 6271675 B	07-08-2001
WO 9725685 A	17-07-1997	FR 2743647 A	18-07-1997
		AU 733701 B	24-05-2001
		AU 1382497 A	01-08-1997
		BR 9704635 A	09-06-1998
		CA 2214098 A	17-07-1997
		EP 0815527 A	07-01-1998
		JP 10504671 T	06-05-1998
		NO 974199 A	11-09-1997
		US 5889272 A	30-03-1999